FAB CHAMBER #04 INITIALIZATION SEQUENCER
MEMS SYS.NODE_CSTEVENS_v12.0
CHAMBER VACUUM: 1.2e-6 TORR

COLIN B. STEVENS, Ph.D.

PRINCIPAL MEMS PROCESS DEVELOPMENT ENGINEER

CPK: 1.67
YIELD: 98.4%
CLASS: 10 (ISO 4)
02:16:58
SUMMARY_DIAGNOSTIC_REPORT.log

Colin Bryant Stevens, Ph.D.

Principal MEMS Process Integration Engineer
โœ‰๏ธ CONTACT COILIN

Professional Summary

Highly accomplished and results-oriented MEMS Process Integration Engineer with 12 years of experience driving innovation in semiconductor technology development and manufacturing. Proven ability to lead complex projects, solve critical process issues under pressure, and deliver significant cost savings and performance improvements.

Expertise spans front-end process development, fab qualification, TSV integration, failure analysis, and quality control methodologies. Seeking to leverage extensive technical expertise and leadership skills to contribute to cutting-edge advancements in a challenging engineering role.

01 PROCESS LAYERS & CORE COMPETENCIES

PKG_01

MEMS Fabrication Processes

  • DRIE (Deep Reactive-Ion Etching)
  • TSV (Through-Silicon Vias)
  • Wafer Bonding
  • Anti-Stiction Coatings (OTS, HMDS)
  • Photolithography & Etch
  • Thin Film Deposition
  • Process Integration
  • Decapsulation & Yield
PKG_02

Device Architecture Expertise

  • Pressure Sensors (Absolute/Diff)
  • MEMS Gyroscopes
  • Micro-Actuators
  • Chemical Sensors
  • High-Density Capacitors
  • MOS & Semiconductor Structures
PKG_03

Failure Analysis & Quality Tools

  • Failure Analysis (SEM, FIB, TEM)
  • Electrical Characterization
  • Semiconductor Physics
  • SIMS, TXRF, VPD Surface Analysis
  • Design of Experiments (DOE)
  • SPC (Statistical Process Control)
  • JMP Data Analysis (JSL)
  • FMEA, Lean 8D, MRAT, CAB
PKG_04

CAD Layout & Engineering Software

  • Mask Design & DRC (Klayout, Cadence)
  • Finite Element Analysis (Ansys, Spice)
  • Python, Perl, C++, SQL
  • LabVIEW & MATLAB Automation
  • PROMIS MES & Linux Systems

02 FABRICATION FLOW & PROFESSIONAL EXPERIENCE

01
NXP Semiconductors (formerly Freescale) Austin, TX
Principal Engineer, MEMS Process Development April 2018 โ€“ Present
  • Led the development and qualification of front-end process technologies for multiple MEMS pressure sensor product families, ensuring high performance and reliability for consumer, industrial, biomedical, and automotive safety applications.
  • Resolved critical process technology issues against aggressive deadlines, accelerating time-to-market for new products.
  • Executed successful fab qualifications for multiple product families based on newly developed technologies.
  • Drove cost reduction and performance enhancement initiatives for pressure sensor and gyroscope product lines, directly contributing to securing the largest automotive sales contract in company history (>$1 Billion).
  • Guided the development of an automotive MEMS Gyroscope technology flow to process freeze, meeting stringent automotive requirements for CPK, yield, and reliability per NXP BCAM standards.
  • Served as Lead Engineer for a major technology transfer project, moving and requalifying MEMS technologies to a new external foundry; streamlined processes, reducing the schedule by 12 months and achieving $52 Million in cost savings.
๐Ÿ“Š KEY PROCESS IMPACT REPORT [EXP_01] VERIFIED
>$1.0B Contract Secured (Automotive Gyro/Pressure)
-$52.0M Technology Transfer Cost Savings
-12 Mo Technology Transfer Schedule Reduction
02
NXP Semiconductors (formerly Freescale) Austin, TX
Senior Engineer, MEMS Process Development August 2013 โ€“ April 2018
  • Developed manufacturable via-first and via-last Through-Silicon Via (TSV) processes (Polysilicon, Tungsten) for integration into next-generation MEMS technologies.
  • Designed and executed Design of Experiments (DOEs) to systematically evaluate and implement process improvements.
  • Performed comprehensive wafer inspections and electrical data analysis (JMP), initiating and interpreting failure analysis (SEM, FIB, TEM, etc.) to validate findings and guide process adjustments.
  • Collaborated effectively with Fab Process, Equipment, Packaging, Product, and Test engineering teams to ensure process manufacturability and adherence to CAB requirements.
  • Investigated and resolved Customer Quality Complaints (CQCs) related to MEMS fabrication using the Lean8D methodology, identifying root causes and implementing corrective/preventive actions.
  • Enhanced performance of an existing production pressure sensor via process DOEs and pizza mask design matrix, improving short-term offset drift and temperature cycling stability.
  • Partnered with product engineering to validate reliability improvements, enabling tighter product specifications and use in critical applications like COVID-19 ventilators.
๐Ÿ”ฌ DEFECT ANALYSIS & RELIABILITY MEMO [EXP_02] RESOLVED

Lean8D Root Cause Action: Resolved thermal-offset drift in consumer/medical sensors. Implemented a proprietary sacrificial oxide design & modified anti-stiction coating vapor bake recipe (HMDS). Enabled sensor deployment in medical ventilators during COVID-19 emergency.

03
Auburn University Auburn, AL
Graduate Research Assistant January 2005 โ€“ August 2008
  • Designed and fabricated MEMS silicon structures supporting large-area (1 cmยฒ), thin (3 ยตm) crystalline silicon membranes under high differential pressure (in collaboration with University of Missouri).
  • Developed control/interface circuitry for various MEMS devices (actuators, gyroscopes, chemical sensors).
  • Created ultra-low power magnetic MEMS current sensors for high-efficiency DC-DC buck converters.
  • Fabricated and tested capacitive MOS structures for detecting high-energy radiation (Cobalt-60 gamma source).
  • Developed a die recovery process from commercial packages using decapsulation (Nisene) for compact multi-chip modules.
  • Investigated and resolved MEMS stiction issues using various drying techniques (evaporation, sublimation, CPD) and anti-stiction coatings (OTS, HMDS).
  • Designed and fabricated high-density capacitors using high-aspect-ratio silicon etching and High-K dielectrics (HfO2, TiO2).
  • Innovated a fabrication method using sacrificial structures in mask design to improve DRIE aspect ratios in deep trench etching.

03 EPITAXIAL FOUNDATIONS & EDUCATION

๐ŸŽ“
Ph.D. in Electrical Engineering
Auburn University, Auburn, AL
Conferred: April 2013 GPA: 4.0 / 4.0
Focus: Advanced MEMS fabrication, DRIE aspect ratio improvements, high-density capacitor integration, and anti-stiction vapor deposition.
๐ŸŽ“
Master of Science in Electrical Engineering
Auburn University, Auburn, AL
Conferred: May 2010 GPA: 4.0 / 4.0
๐ŸŽ“
Bachelor of Science in Electrical Engineering
University of Texas at Austin, Austin, TX
Conferred: May 2003 GPA: 3.4 / 4.0

04 INTELLECTUAL PROPERTY & PUBLICATIONS

๐ŸŽ–๏ธ ISSUED US PATENTS (4)
US 10,427,929 B1
Forming a eutectic bond between a wafer having an anti-stiction coating and a cap wafer
Issued: Oct 19, 2019

Introduces a novel process flow enabling high-strength eutectic sealing (Au-Si or Al-Ge) of MEMS cavities immediately following the vapor deposition of monolayer anti-stiction coatings, avoiding thermal degradation of the coatings.

US 9,960,081 B1
Method for selective etching using dry film photoresist
Issued: May 1, 2018

Specifies a technique for masking non-planar wafer surfaces and deep cavities during chemical etching using laminated dry film resist, reducing defect rates in high-aspect-ratio trenches.

US 9,790,085 B1
Actively preventing charge induced leakage of semiconductor devices
Issued: Oct 17, 2017

Presents circuit structures and fabrication steps to shield high-sensitivity capacitive devices from parasitic charges accumulated during plasma processing or long-term operational exposure.

US 2,016,0272,482 A1
Fabrication method for suspended mems device
Issued: Oct 4, 2016

Details a method of using sacrificial carbon polymers and low-temperature oxygen plasma releases to fabricate suspended beam actuators without micro-stiction failure.


๐Ÿ“š ACADEMIC PUBLICATIONS

11 Peer-Reviewed Publications in international symposium proceedings and journals (IMAPS, Journal of Applied Physics, Microelectronics Research & Development, Optoelectronics Letters).

Key Research Areas: MEMS device characterization under extreme environments, sacrificial structure mask layout optimizations for deep reactive-ion etching (DRIE), capacitive MOS radiation sensors, and anti-stiction monolayers (OTS, HMDS).

Detailed bibliography list and academic citations are available upon request or via Google Scholar.